Module bcm2711_pac::aux::AUX_MU_IER_REG::RX_INT_ENABLE

source · [−]
Expand description

Enable receive interrupt, DLAB = 0

Enums

Value

Enable receive interrupt, DLAB = 0

Constants

CLEAR
SET