Module bcm2711_pac::dmac::DMA4_TI
source · [−]Modules
Control destination reads with DREQ
Write wait cycles
Interrupt enable
Peripheral mapping
Control source reads with DREQ
Read wait cycles
2D mode
Wait for a read response
Wait for a write response