Module bcm2711_pac::dmac::DMA_LITE_TI
source · [−]Modules
Burst transfer length
Control destination writes with DREQ
Destination address increment
Destination transfer width
Interrupt enable
Peripheral mapping
Control source reads with DREQ
Source address increment
Source transfer width
Add wait cycles
Wait for a write response