Expand description

Receive masked interrupt status

Enums

Receive masked interrupt status

Constants