Module bcm2711_pac::dmac::DMA4_CS::DREQ_STOPS_DMA

source · [−]
Expand description

DMA paused by DREQ state (RO)

Enums

Value

DMA paused by DREQ state (RO)

Constants

CLEAR
SET