Module bcm2711_pac::dmac::DMA4_CS::WR_PAUSED

source · [−]
Expand description

DMA write paused state (RO)

Enums

Value

DMA write paused state (RO)

Constants

CLEAR
SET